## **IN THE CLAIMS**

This listing of claims will replace all prior versions, and listings, of claims in the application:

## **Listing of Claims**

1. (Currently Amended) A method for etching a polysilicon gate structure in a plasma etch chamber, comprising:

defining a pattern protecting a polysilicon film to be etched; striking a plasma;

etching substantially all of the polysilicon film that is unprotected; and introducing a silicon containing gas at a flow rate greater than 25 standard cubic centimeters per minute (sccm) and etching a remainder of the polysilicon film while introducing the silicon containing gas, wherein the silicon containing gas is selected from the group consisting of SiH<sub>3</sub>CH<sub>3</sub>, SiH(CH<sub>3</sub>)<sub>3</sub>, SiHCl<sub>3</sub>, and Tetraethyl orthosilicate (TEOS)[[;]] and .

etching a remainder of the polysilicon film while introducing a silicon containing gas.

## Claims 2-3 canceled

4. (Previously Presented) The method of claim 1, wherein the silicon containing gas originates from a solid source of silicon introduced to the plasma etch chamber.

AMENDMENT Page 2 of 11 LAM2P413

- 5. (Original) The method of claim 1, wherein the method operation of etching substantially all of the polysilicon film that is unprotected includes, executing a first etch to remove a hard mask; and executing a second etch to remove the polysilicon film that is unprotected.
- 6. (Currently Amended) The method of claim 1, wherein the method operation of introducing a silicon containing gas and etching a remainder of the polysilicon film while introducing a silicon containing gas includes, preventing notching at a base of the polysilicon gate structure.
- 7. (Original) The method of claim 1, wherein the method operation of introducing a silicon containing gas includes, terminating the etching of the polysilicon film that is unprotected; and striking an over etch plasma.
- 8. (Original) The method of claim 1, further comprising:
  forming a passivation layer from byproducts generated from the etching of the polysilicon film.
- 9. (Currently Amended) A method for decreasing etch rate micro-loading between differently doped material of a substrate, comprising:

striking a plasma in a chamber;

etching a dual doped gate structure of the substrate, wherein the dual doped gate structure includes a n-doped polysilicon gate and a p-doped polysilicon gate.

AMENDMENT Page 3 of 11 LAM2P413

U.S. Patent Application No. 10/607,612 Amendment dated June 14, 2006 Reply to Office Action of April 19, 2006

wherein the n-dopted n-doped polysilicon gate and the p-doped polysilicon gate are contemporaneously etched;

forming a passivation layer from byproducts generated from the etching of the dual doped gate structure; and

enhancing the passivation layer.

10. (Original) The method of claim 9, wherein the method operation of enhancing the passivation layer includes,

flowing a silicon containing gas into the chamber during the etching.

- 11. (Previously Presented) The method of claim 10, further comprising: flowing the silicon containing gas between a flow rate of about 25 standard cubic centimeters per minute (sccm) and 300 sccm.
- 12. (Previously Presented) The method of claim 10, wherein the silicon containing gas is selected from the group consisting of SiH<sub>3</sub>CH<sub>3</sub>, SiH(CH<sub>3</sub>)<sub>3</sub>, SiHCl<sub>3</sub>, and Tetraethyl orthosilicate (TEOS).

Claims 13-18 canceled

19. (Currently Amended) A method for enhancing a polysilicon to oxide selectivity during an etching process, comprising:

providing a substrate to be plasma etched in a chamber; striking a plasma in the chamber;

AMENDMENT Page 4 of 11 LAM2P413

U.S. Patent Application No. 10/607,612 Amendment dated June 14, 2006 Reply to Office Action of April 19, 2006

flowing a silicon containing gas into the chamber while performing an over etch step of the etching process, wherein the silicon containing gas is selected from the group consisting of SiH<sub>3</sub>CH<sub>3</sub>, SiH(CH<sub>3</sub>)<sub>3</sub>, SiHCl<sub>3</sub>, and Tetraethyl orthosilicate (TEOS); and

depositing a layer of a silicon containing oxide over a gate oxide as the substrate is being etched.

20. (Cancelled)

21. (Previously Presented) The method of claim 19, wherein the method operation of depositing a layer of a silicon containing oxide over a gate oxide as the substrate is being etched occurs during an over etch step of the etching process.

22. (Previously Presented) The method of claim 19, wherein the method operation of depositing a layer of a silicon containing oxide over a gate oxide as the substrate is being etched causes a polysilicon to oxide selectivity to increase so as to prevent any etching of the gate oxide.

Claims 23-30 are cancelled

AMENDMENT Page 5 of 11 LAM2P413